
Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions, and Fixstars Corporation, a global leader in multi-core CPU/GPU/FPGA acceleration technology, today announced the joint development of a suite of tools that allows optimization and fast simulation of software for autonomous driving (AD) systems and advanced driver-assistance systems (ADAS) specifically designed for the R-Car system-on-chip (SoC) devices from Renesas. These tools make it possible to rapidly develop network models with highly accurate object recognition from the initial stage of software development that take advantage of the performance of the R-Car. This reduces post-development rework and thereby helps shorten development cycles.
“Renesas continues to create integrated development environments that enable customers to adopt the 'software-first' approach,” said Hirofumi Kawaguchi, Vice President of the Automotive Software Development Division at Renesas. “By supporting the development of deep learning models tailored to R-Car, we help our customers build AD and ADAS solutions, while also reducing the time to market and development costs.”
“The GENESIS for R-Car, which is a cloud-based evaluation environment that we built jointly with Renesas, allows engineers to evaluate and select devices earlier in the development cycles and has already been used by many customers,” said Satoshi Miki, CEO of Fixstars. “We will continue to develop new technologies to accelerate machine learning operations (MLOps) that can be used to maintain the latest versions of software in automotive applications.”
Today’s AD and ADAS applications use deep learning to achieve highly accurate object recognition. Deep learning inference processing requires massive amounts of data calculations and memory capacity. The models and executable programs on automotive applications must be optimized for an automotive SoC, since real-time processing with limited arithmetic units and memory resources can be a challenging task. In addition, the process from software evaluation to verification must be accelerated and updates need to be applied repeatedly to improve the accuracy and performance. Renesas and Fixstars have developed the following tools designed to meet these needs.
1. R-Car Neural Architecture Search (NAS) tool for generating network models optimized for R-Car
This tool generates deep learning network models that efficiently utilize the CNN (convolutional neural network) accelerator, DSP, and memory on the R-Car device. This allows engineers to rapidly develop lightweight network models that achieve highly accurate object recognition and fast processing time even without a deep knowledge or experience with the R-Car architecture.
2. R-Car DNN Compiler for compiling network models for R-Car
This compiler converts optimized network models into programs that can make full use of the performance potential of R-Car. It converts network models into programs that can run quickly on the CNN IP and also performs memory optimization to enable high-speed, limited-capacity SRAM to maximize its performance.
3. R-Car DNN Simulator for fast simulation of compiled programs
This simulator can be used to rapidly verify the operation of programs on a PC, rather than on the actual R-Car chip. Using this tool, developers can generate the same operation results that would be produced by R-Car. If the recognition accuracy of inference processing is impacted during the process of making models more lightweight and optimizing programs, engineers can provide immediate feedback to model development, therefore shortening development cycles.
Renesas and Fixstars will continue to develop software for deep learning with the joint “Automotive SW Platform Lab” and build operation environments that maintain and improve recognition accuracy and performance by continuously updating network models.
Availability
The first set of tools available today is designed for the R-Car V4H SoC for AD and ADAS applications that combines powerful deep-learning performance of up to 34 tera operations per second (TOPS) with superior energy efficiency.
All registered trademarks and other trademarks belong to their respective owners. For more details, please visit Renesas official site.
- IC TIMING CTRL HUB P4 56-TSSOP
- IC OSC VCXO 622.08MHZ 6-CLCC
- IC SRAM 16KBIT PARALLEL 24SOIC
- IC OSC VCXO DUAL FREQ 6-CLCC
- IC TRANSCEIVER HALF 1/1 16QSOP
- IC MCU 16BIT 256KB MROM 100PQFP
- IC FIFO SUPERSYNCII 10NS 80-TQFP
- IC MCU 16BIT 16KB FLASH 64LQFP
- IC OSC VCXO 622.08MHZ 6-CLCC
- XTAL OSC XO 180.0000MHZ LVDS SMD
- IC OSC VCXO QD FREQ 10CLCC
- IC OSC VCXO 155.52MHZ 6-CLCC
- Renesas Electronics announced the development of a new generation of Si-IGBTs
- Renesas introduced the industry’s first RISC-V MCU specifically optimized for advanced motor control
- Renesas has expanded its AI-capable RZ/V Series of microprocessors (MPUs)
- Renesas announced that its 8A34001 System Synchronizer for IEEE 1588
- Renesas unveiled an innovative automotive power management IC for next-generation automotive camera
- Renesas is entering the automotive radar market with the introduction of a 4x4-channel, 76-81GHz tra
- Renesas expanded its low-power WAN product line as part of its strategy to deliver connectivity devi
- Renesas introduced the VersaClock 7 clock generators, a family of configurable clock generators
- Renesas and Fixstars announced the joint development of a suite of tools
- Renesas announced the expansion of its 32-bit RA family of microcontrollers (MCUs)
- Renesas announced its wholly owned subsidiary has entered into a definitive agreement
- Renesas announced a new industrial microprocessor (MPU) that supports the EtherCAT communication pro
